您当前的位置:五五电子网电子知识电工技术电工文摘东芝T90413XBG LD HDTV 方案 正文
东芝T90413XBG LD HDTV 方案

东芝T90413XBG LD HDTV 方案

点击数:7863 次   录入时间:03-04 11:57:49   整理:http://www.55dianzi.com   电工文摘

东芝公司的TC90413XBG是专门用于ATSC  LCD HDTV的片上系统(SoC),它集成了从调谐器输出到LCD显示屏接口的所有信号通路。此外,TC90413XBG还支持为了改进视频质量的各种算法。仅采用单一的16位DDR-2接口就能支持统一的存储器架构。器件有多个内部处理器,卸载主MIPS CPU以增加更多的应用功能。本文介绍了TC90413XBG的主要性能,优势以及方框图。

TC90413XBG Single-chip SoC for ATSC LCD TV

概述:

The TC90413XBG is targeted for ATSC LCD TV applications and integrates the entire signal path from the tuner output to the LCD panel interface. Compared to previous Toshiba chips, it integrates more functional blocks on chip reducing system cost. In addition it supports an extensive set of algorithms for improved video quality. It supports a unified memory architecture requiring only a single 16-bit DDR-2 interface. The device has multiple internal processors to offload the main MIPS CPU for value-add applications.

This new SoC TC90413XBG features a level of integration previously unseen in SoCs intended for use in designing mass market HDTVs for the North American market. The TC90413XBG IC incorporates MPEG-2 HD video and Dolby ® Digital audio decoding, a 64-bit 333 MHz MIPS processor, dual HDMI 1.3 ports and a back-end processor capable of driving both WXGA and 1080p display in one chip. Additionally, the TC90413XBG is available as part of TAECs new Customizable Universal DTV Platform (CUDP) for digital television applications, a platform-level solution, which was also announced today, that includes ready-to-manufacture hardware and production software to provide OEMs with a complete HDTV system that is fully customizable to support different international standards and markets.

主要特性:
333 MHz TX49/L4 MIPS RISC core
– 8 KB each I & D cache
– DDR-2 DRAM controller(16-bit 400 MHz)
VSB/QAM demodulator
– Compliant to ATSC 8-VSB and 64 and 256 QAM
Transport stream processor
– Compliant with ATSC and cable standards
Video decoder
– MPEG-2 MP@HL decoder
– Processes all ATSC and cable formats
Audio processor
– Dolby digital decoder
– I2S inputs and outputs
– SPDIF output
HDMI inputs
– Dual port
– HDMI 1.3 compliant
– Deep color support
– High Definition Content Protection (HDCP)
Analog video interface
– Composite and S-video input (3D comb filter)
– Component video/RGB interface
LVDS output
– Supports LCD/PDP panels up to 1920 x 1080p
Video processing
– 3D motion adaptive de-interlacer
– MPEG-2 noise reduction
– Color management
– Tone correction
– Edge enhancement
– Dynamic contrast
Interface and peripherals
– SD card interface
– Nand flash memory controller
– 8/16-bit local bus to attach other peripherals with DMA
– UART/SIO
– I2C bus
– General purpose I/O pins
Package
– PBGA 456 pin 27 x 27 mm and 1 mm pitch

优势:
Highly integrated Systemon-Chip (SoC) for ATSC LCD TV applications
Chip integrates VSB/QAM demodulator, MPEG-2 HD processor, Dolby® digital decoder, dual HDMI 1.3 ports, 64-bit MIPS CPU, analog video receiver including 3D YC
separator and ADCs, LVDS drivers for both WXGA and 1080p TVs.
Extenstive video enhancement functions include motion adaptive 3D interlace to progressive conversion, edge enhancement, color management, dynamic contrast, tone correction, and transient improvement
High level of integration reduces the number of components on the TV board, reduces cost and improves reliablity
Turnkey solution for ATSC LCD TV available
Uses only a single DDR-2 800 DRAM chip to support a 1080p panel
Package: 456-pin PBGA

 

 


本文关键字:东芝  电工文摘电工技术 - 电工文摘

《东芝T90413XBG LD HDTV 方案》相关文章>>>